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Abstract. Current collapse due to the trapping/de-trapping of the carriers at the surface 
and in the bulk of a 0.25 μm gate length AlGaN/GaN high electron mobility transistor 
(HEMT) is investigated using 2D Technology Computer Aided Design (TCAD) 
transient simulations. Gate and drain pulse techniques are used to study the dynamic 
picture of trapping and de-trapping of carriers within drift-diffusion and hydrodynamic 
transport models. In addition, coupled electrical and thermal simulations are performed 
to model the energy exchange of the carriers with the lattice and to predict electron 
temperature in the channel. It is found that current degradation upon electrical stress is 
due to two different types of traps, donor-like traps and acceptor-like traps, respectively. 
The collapse next to 5% and 75% was observed for bulk and surface traps, respectively. 
The combined effect of surface and bulk traps on current transient characteristics has 
been investigated and simulations are in a very good qualitative agreement with the 
experimental observations. 
 
1. Introduction 
Gallium Nitride (GaN) based High Electron Mobility Transistors (HEMTs) are attracting attention for 
power electronics, microwave amplifiers, radio frequency and switching applications due to unique 
properties of III-V materials [1], [2], [3]. GaN properties such as spontaneous and piezoelectric 
polarizations resulting in two-dimensional electron gas (2DEG) with densities above 10
13 
cm
-2
, 
relatively high mobility (up to 2000 cm
2
V
-1
s
-1
), a large energy band gap (3.4 eV), a good thermal 
conductivity (160 WK
-1
m
-1
) ensuring good heat dissipation, and a very high breakdown field (3500 
kV/cm) make it an ideal candidate for all devices requiring fast carrier transport with high breakdown. 
Recently, a record for the current gain cutoff frequency (fT) of 370 GHz has been achieved in a 30 nm 
gate-length GaN HEMT with extrinsic transconductance (gm.ext) of 650 mS/mm, maximum drain 
current density (ID) of 1.5 A/mm, on/off current ratio of 10
6
, and on-resistance of 0.78 Ω.mm [4]. 
Singisetti et al (2012). [5] have demonstrated on-resistance record of 0.66 Ω.mm in a 115 nm gate 
length GaN HEMT with current gain cutoff frequency (fT) of 122 GHz, peak transconductance (gm) of 
510 mS/mm, on/off current ratio of 2.2×10
5
, and maximum ID of 1.15 A/mm. Despite the fact that 
GaN HEMTs have achieved an excellent performance, the main challenge remains to sustain 
reliability and stability of the device performance [6], [7]. The excellent performance of HEMTs is not 
always reproducible due to the existence of defects and/or trap centers in a device structure. Traps in 
GaN HEMTs can cause transient instabilities [8], persistent photoconductivity [9], and current 
collapse [10], [11] resulting in degradation of the device performance. To achieve reliability and 
stability of GaN HEMTs, understanding of the failure mechanisms is vital. Among failure 
mechanisms, a current collapse is the most critical issue. The current collapse is defined as a 
temporary reduction of the drain current after application of a high voltage [12]. It has been widely 
observed that recovery time of this phenomenon has a very slow nature in the range of seconds or even 
a few days [13], [14]. Under DC bias measurements, the current collapse manifests itself as a 
reduction in drain current [15], while in RF applications this phenomenon limits RF performance [16]. 
There are two widely accepted explanations for current collapse: surface-trapping and bulk-trapping 
limiting the output power density and switching characteristics. 
Surface-trapping, which can be viewed as a virtual gate, depletes the 2DEG under the drain side of the 
gate caused by an increase of the parasitic negative sheet charge at the surface leading to extension of 
the gate depletion region and subsequent current collapse [13]. Bulk-trapping modifies the charge 
distribution at the device layers resulting in the change of electron density in 2DEG [17]. 
  
Recently, numerous experimental techniques have been used to identify and localize the traps such as 
deep-level transient spectroscopy (DLTS) [18], and gate-lag and drain-lag measurements [19], [20]. 
However, as existing techniques are insufficient and discriminate in long-term experiments, there is no 
direct information and no widely-accepted explanation for nature of the traps. Consequently, 
numerical simulations are necessary to be carried out in order to provide a detailed understanding of 
behavior and nature of the traps [21]. 
To investigate the role of surface and bulk traps, two-dimensional (2D) simulations of an 
Al0.28Ga0.72N/GaN HEMT were performed using Atlas simulation toolbox by Silvaco [22]. Since hot 
electrons play a key role in bulk trapping [23], hydrodynamic (HD) transport model is employed to 
study the effect of hot electrons on the device performance. Previous studies focused on effect of traps 
using DC simulations [23], and transient simulations of drain-lag and current collapse [24]. Recently, 
Zhang et al (2013). [25] investigated only the influence of the interface acceptor-like traps on the 
transient response of GaN HEMTs. However, some of the important factors such as hot electrons, self-
heating related to thermal effects, long-term transient analysis or the effect of trapping of hot electrons 
on the drain current in regions not in vicinity of the gate have been neglected in the latter and in the 
previous works.  
This work has two main aims: firstly, to provide a comprehensive review of the major reliability issues 
in GaN HEMT device technology related to power applications and, secondly, to report novel 
advances for the reliability issues. These advances include: an investigation of the virtual gate profile 
at device surface (at the source and drain sides of the gate) leading to a conclusion that the gate-lag 
measurements of GaN HEMTs exhibit the impact of both bulk and surface traps (this is contradictory 
to the previous works [24], [25]); in-depth analysis of the gate-lag measurements; and, finally, insight 
into a dynamical behavior of regions under the gate during electrical stress at low and high drain 
biases. To achieve all these, we have used the HD and drift-diffusion (DD) transport models coupled 
with thermal modeling [26]. The both transport models are meticulously calibrated against 
experimental ID-VDS characteristics of the 0.25 μm gate length AlGaN/GaN HEMT. Based on this 
accurate calibration, a long-term transient analysis technique with an acceptable simulation run-time is 
developed to investigate the above listed phenomena causing the current collapse. 
 
2. Basic device structure and simulation model 
A cross-section of the simulated 0.25 μm gate length AlGaN/GaN HEMT is illustrated in figure 1. The 
barrier, the buffer and the substrate thicknesses are 21 nm, 1.9 μm and 300 μm, and the source-to-gate 
and the gate-to-drain separations are 1.25 μm and 2.50 μm, respectively. The device has a very similar 
asymmetric geometry to the recently reported normally ON (Vth=-3.75 V) AlGaN/GaN HEMT for RF 
power applications with a gate length of 0.5 μm and an aluminium mole fraction of x=0.26 providing a 
maximum output current of IDmax=7.3 A/mm at VGS=1 V and VDS=6 V [27]. 
The wurtzite phase of GaN HEMT possesses spontaneous and piezoelectric polarizations. III-V 
nitrides have a spontaneous polarization due to an intrinsic asymmetry of bonding at equilibrium. 
Moreover, the growth of AlGaN on GaN results in tensile strain and piezoelectric polarizations [28]. 
The spontaneous (SP) and piezoelectric (PZ) polarizations, a coupling between mechanical and 
electrical properties, induces a bound sheet charge at the interface serving as a device channel. The net 
polarization is then calculated as: 
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where     and     denote the elastic constants, e31 and e33 the piezoelectric constants, and   and    
the lengths along the hexagonal crystallographic edge [29]. The following relations are used for the 
lattice, elastic, and piezoelectric constants: 
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where x corresponds to the mole fraction of the relevant layers. The SP and PZ polarizations are taken 
into account by a net polarization charge of      = +1.15×10
13
 cm
-2
 at the interface and by equal but 
opposite sign at the surface. 
The device dimensions on a micrometer scale suggest that a DD transport model is sufficient [30] to 
describe the operation of a GaN HEMT. However, non-local transport effects such as local carrier 
temperature and carrier energy distribution are evidently affecting the device operations [6]. 
Therefore, we have also employed a HD transport model using the energy balance approach [31], [32]. 
The relations between carrier energy flux densities and carrier current densities in the HD are given by 
[33]: 
 
 
 
 
 
 
 
Figure 1. Cross-section of the simulated 0.25 μm gate length GaN HEMT. 
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where        and        are the carrier current densities,   and   are the electron and hole concentrations 
respectively,    and    are conduction and valence band energies,   is the electrostatic potential, KB 
is the Boltzmann constant, Tn,p are carrier temperatures,         and         are the electron and hole energy flux 
densities, R is the available net recombination rate using Shockley-Read-Hall (SRH) model. 
Eqs. (8) and (9) involve terms expressing electron and hole energy density loss rates in which heated 
carriers exchange energy with lattice through recombination and generation processes given by: 
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where    and    are energy loss rate of electrons and holes,    and    are electron and hole 
relaxation times, respectively, all given in Table 1, and    is the lattice temperature. 
The electrical behaviour of GaN HEMTs is also strongly dependent on the channel temperature [26], 
[34] significantly modifying output characteristics thus thermal simulations should be coupled with 
electrical one. The lattice temperature is computed using thermal model at each point of the device 
[26] and the following heat flow equation is solved in all regions: 
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where    is the heat flow density,    is the mass density,    is the heat capacitance,   is the heat 
generation term,    is the thermal conductivity,      is the thermal conductivity at room temperature 
and   is the coefficient of temperature dependence of thermal conductivity [33].The thermal 
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conductivity constant (k300) and its coefficient ( ) are material quality dependant [35] and given in 
Table 1. In thermal simulations, Dirichlet boundary conditions are applied [22]. 
The current collapse in GaN HEMTs has been widely explained by the trapping and de-trapping 
phenomena. During the operation, electric field present in the device induces defects in its structure 
[36]. The defects alter the output power density and limit the switching properties of the device [37], 
[38]. The electrically active defects act as traps with the associated energies in the bandgap and 
exchange charge within conduction and valence bands through recombination. The charge caused by 
trapping/de-trapping processes can be added to overall charge as: 
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where    
  and    
  are the densities of ionized donor and acceptor traps [22], respectively.    
  and 
   
  are dependent on the trap density and probability of ionization as:  
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where     and     are the probability of ionization for donor traps and acceptor traps [22], 
respectively, given by:  
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where    and    are the electron and hole capture cross sections,    and    are the carrier thermal 
velocities,     and     are the electron and hole emission rates for acceptor traps, and     and     are 
the electron and hole emission rates for donor traps, respectively. 
 
Table 1 
Room-temperature values for III-Vs material adopted in the simulations [29], [35]  
Material Properties GaN AlN 
Bandgap 3.4 eV 6.2 eV 
Electron capture cross-section 1×10-15 cm2 1×10-15 cm2 
Electron relaxation time 0.1 ps 0.1 ps 
Hole relaxation time 0.1 ps 0.1 ps 
Electron saturation velocity 1.8×107 cm/s 2.16×107 cm/s 
Thermal conductivity 130 W/m K 285 W/m K 
Coefficient of temperature 
dependence of thermal 
conductivity   
 
-0.43 
 
-1.57 
 
 
 
 
 
 
 
 
 
 
Figure 2. Possible trap locations in GaN HEMTs. 
 
Figure 2 illustrates the location of the traps in a typical GaN HEMT [29]. The possible locations are: 1. 
interface of semiconductor and dielectric, 2. barrier, 3. interface of barrier and channel, 4. buffer, and 
5. interface of substrate and buffer [19].  
Empty acceptor traps can capture electrons/emit holes referred to as a trapping. When they are 
occupied, acceptor traps can also emit electrons or capture holes in a process called a de-trapping. 
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Similarly, donor traps are neutral when filled with electrons (empty with holes) and positively charged 
when empty with electrons (filled with holes). Empty donor traps can capture electrons/emit holes 
during the trapping process. Finally, occupied donor traps can emit electrons/capture holes referred to 
as a de-trapping (see Table 2). 
 
Table 2 
Scheme of trapping/de-trapping processes 
 
Trap Types DONOR-LIKE  ACCEPTOR-LIKE 
Empty Trap Positively Charged  Neutral 
Process Trapping  Trapping 
Occupied Trap Neutral  Negatively Charged 
Process De-Trapping  De-Trapping 
 
To study surface related current collapse, donor-like traps are uniformly distributed within 5 Å [30], 
[39] from the surface over access regions with a density of NT
AlGaN
 = 5.75×10
21
 cm
-3
 [39]. The donor-
like traps are located at ET-EV= 0.1 eV, 0.2 eV, 0.25 eV, 0.3 eV and 0.4 eV [30], [39] with the electron 
and hole capture cross sections of           
       [39]. To investigate bulk related current 
collapse, acceptor-type traps are uniformly distributed in the AlGaN and GaN layers with a density of 
NT
AlGaN 
= 5×10
16
 cm
-3
 and NT
GaN 
= 2.5×10
16
 cm
-3
 and energetically located at EC – ET = 2.2 eV [24] and 
EC – ET = 1.8 eV [40], respectively. 
 
3. Model calibration 
Quantum effects due to carrier confinement associated with variation of potential is taken into account 
by a density gradient (DG) approach. Figure 3 compares electron density across the channel obtained 
from classical against the DG approach. This quantum correction mimics the penetration of the 
electron wave function from the channel into the barrier and buffer layers. 
 
Figure 3. Cross-section of electron density at the drain side of the gate when all contacts are grounded. Solid line illustrates the 
classical quantum model while dashed line shows the DG quantum model. 
 
Figure 4 compares output characteristics of the GaN HEMT simulated by the DD and HD transport 
models using DG quantum correction against pulsed experimental measurements with large pulse-
off/pulse-on time ration to avoid self-heating effects. All HD simulation results show negative 
differential conductance (NDC), while DD simulation results display no NDC, but the formation of a 
potential barrier at the drain side of the gate is consistent with NDC observed in the HD simulations 
[23]. This calibration of the HD and DD simulations is at heart of our further investigations. The HD 
transport model is employed to study the trapping and de-trapping processes inside the device 
resulting in hot-spots and a creation of surface pits [41]. However, the DD transport model is sufficient 
to investigate the current collapse phenomenon resulting from surface traps [30], [39] because 
dramatic changes of electron and lattice temperatures inside of the device have no much effect on 
temperature at the surface which is close to room temperature. 
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Figure 4. ID-VDS characteristics at VGS=-5 V, -2 V, -1 V and 0 V comparing the HD (circles) including bulk traps at energy levels of 
2.2 eV and 1.8 eV in AlGaN and GaN layers, respectively, and the DD simulations (triangles) including surface traps at energy level 
of 0.25 eV to experimental data (crosses). Since the self-heating is not observed in experiment, it is excluded from the calibration. 
 
4. Transient simulation of trapping 
 
4.1. Surface Traps 
To study surface traps, drain voltage is kept constant and gate bias is ramped up from off state (VGS=-5 
V) to on state (VGS=0 V) in t=1 ns using gate-lag technique. The term “gate-lag” refers to the transient 
response of the drain current when gate-source voltage is pulsed. 
 
Figure 5.  Extracted charge density at the surface of the GaN HEMT at VDS=12 V and VGS=0, -1 V, -2 V, -3 V, -4 V and -5 V. 
 
 
 
 
              
 
 
 
 
 
Figure 6. (a) Scheme of polarization charge components . (b) scheme of space charge components in a GaN HEMT. σDTI is the charge 
due to ionization of  donor-like traps at the surface, σHoles is the charge resulting from hole accumulation at the surface, ±σPol is the 
polarization charge, and σ2DEG is the charge of two-dimensional electron gas.  
 
Surface-related drain current collapse is attributed to “virtual gate” on the access region between the 
gate and the drain. When device is switched off abruptly, the virtual gate depletes regions under the 
drain side of the gate through the trapped charge at the surface. The trapped charge is due to tunneling 
of electrons from the gate to the regions next to the drain side of the gate moving by a hopping 
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mechanism at the surface (see figure 5) [30]. At low gate biases, a more negative charge is 
accumulated at the surface on the drain side of the gate. In contrast, the source side of the gate, due to 
a different bias compared to the drain, has a different conduction and valence band profiles. As the 
gate bias is increased to VGS=-2 V and beyond, the Fermi level starts to be pinned close to and then 
above the energy level of donor traps at the surface. The energy position of the donor traps close to 
Fermi level leads to negligible generation of electrons, as they cannot acquire enough energy to ionize. 
Consequently, the ionization rate of donor traps is reduced lowering a generation of holes and 
reducing the positive charge coming from the holes at the surface.  
At equilibrium, the charge neutrality requires number of electrons in the 2DEG to be equal to the 
number of ionized donor-like traps at the surface in the absence of any doping in AlGaN layer. In 
other words, there is a number of holes at the surface of the structure which can participate in trapping 
and de-trapping processes by capturing and releasing the electrons [see figures 6(a) and 6(b)].  As a 
consequence, any modification to the positive charge at the surface leads to a change in 2DEG density 
and thus in a drain current. The positive charge is provided by ionization of donor-like traps (in 
dependence on applied bias) which are the source of electrons in AlGaN/GaN HEMTs [42], holes at 
the surface (resulting from negative polarization charge), or by both [30].  
When the device is switched off at VGS=-5 V, electrons start to tunnel from the gate to the channel and 
access regions reducing the positive charge at the surface. Consequently, due to trapped charge at 
regions close to the gate, the 2DEG gets depleted. In the presence of the donor-like traps, the virtual 
gate behavior becomes the function of net capture and emission rates of the carriers. This behavior 
corresponds to the delayed drain current switching called the current collapse seen as ΔI in figure 7. 
Traps with energy level at ET=0.25 eV [39] show a good agreement with experimental results 
(compare figure 4 at VGS=0 V and VDS=12 V to figure 7 with energy level at 0.25 eV). Traps with the 
energy levels close to valence band are mostly neutral and the negative surface charge due to 
polarization charge is at a maximum level (see figure 7 where ΔI0.1 < ΔI0.4 ). However, traps with 
higher energy levels reduce the net negative charge given by                                 
[39] at the surface consequently increasing electron density of 2DEG resulting in an increase of the 
drain current where σDTI is the charge due to ionization of  donor-like traps at the surface. 
 
Figure 7. Transient response of drain current (log scale) to a VGS ramp up pulse at VDS=12 V and VGS=-5 V to VGS=0 V due to surface 
traps to different energetic positions of the donor-like traps with respect to valence band position using the DD transport model at 
T=300 K. 
 
The effect of surface traps on instability issues have been investigated in great details in the literature 
and, for example, a very detailed study looking at the current collapse due to donor-like surface traps 
have been given by Meneghesso et al (2004) [30] and Tirado et al (2006). [39]. Furthermore, recent 
publications presenting power HEMT devices suggest that advanced surface passivation techniques 
employing various dielectrics, such as the thin HfO2 layer, are very effective in relieving the current 
collapse issue in power HEMTs by reducing the density of surface traps [43], [44] and [45]. The 
reports also suggest that two HEMTs manufactured at the same time employing same processes on 
two different types of commercial substrates could have significantly different current collapse 
properties [44]. These have been linked to the inherent bulk trap profiles present in the substrates. 
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Bearing in mind that future power HEMT devices could use a bulk region as alternative current paths 
[46], device designers would need to have detailed understanding of bulk trapping mechanisms and 
their effect on power device electric properties. In what follows, bulk trapping has been investigated in 
great details. 
 
4.2. Bulk Traps 
Pulsed I-V set-up is normally performed in the sub-microsecond range [47]. Using drain-lag technique, 
the gate voltage is kept constant and drain voltage is ramped up or down. The term “drain-lag” 
describes the transient response of the drain current when drain-source voltage is pulsed. When a drain 
voltage is increased from VDS=0.1 V to VDS=12 V during the ramp time of t=1 μs, electrons in the 
channel regions next to the drain-side edge of the gate will be significantly heated up to Te=6740 K 
(see figure 8) when gaining a very large kinetic energy of approximately 0.9 eV [48] spreading further 
away from the channel into AlGaN and GaN layers. However, this large kinetic electron energy will 
not be efficiently transferred to the lattice (energy of polar optical phonon in GaN is 91.2 meV and in 
AlN 99.2 meV) resulting in creation of a hot spot close to the gate expanding toward drain at 
increasing drain bias and an increase of the lattice temperature to around TL=590 K (assuming an 
initial lattice temperature of T=300 K) as observed in the comprehensive thermal HD modeling of the 
device (see figure 9).  
 
 
 
Figure 8. Distribution of electron temperature under the gate in the device at VDS = 12 V and VGS = 0 V. 
 
 
 
Figure 9. Distribution of lattice temperature in the device at VDS = 12 V and VGS = 0 V. 
 
In the presence of the acceptor-like traps, hot electrons can recombine with the traps as illustrated in 
figure 10 by a sharp current decline resulting from change in electron capture and emission rates of 
trapping and de-trapping processes. These processes lead to a modification in charge distribution in 
the device due to addition/removal of the trapped charge. Acceptor-like traps close to the channel get 
filled with electrons quickly during electrical stress, while deep traps require more time and hotter 
electrons. After electrical stress, some of the filled traps start emitting electrons. Since the electrons 
liberated through de-trapping process aim for the lowest possible energy states, these emitted electrons 
return to the channel thus reducing a net capture rate of the device (see figure 11). Simulation results 
  
show the recovery time of  recovery= 10
3
 s which is in a good agreement with the experimental results 
by Joh et al (2012) [12]. 
The strength of trapping and de-trapping processes changes in time and one could be dominant. When 
the drain is ramped up, the trapping process becomes dominant while, after electrical stress, the de-
trapping process starts to increase from its initial value till equilibrium is reached. Finally, this 
dynamic process reaches a new steady-state and the drain current is stabilized. 
 
Figure 10. Transient response of drain current (expanded plot) due to bulk traps to a VDS ramp-up pulse at VGS=0 V and VDS=0.1 V 
to VDS=12 V using the HD transport model. 
 
 
Figure 11. A VDS ramp-up trap electron capture rate along the y-direction; inset shows the schematic of the device showing the 
locations (♦) where recombination rates were probed. X=0 μm is set to be at the drain side of the gate. 
 
Figure 11 illustrates the normalized trap recombination rate which is governed by electron capture rate 
against time. To provide a better insight into the trapping and de-trapping processes, we probe the 
recombination rate at four positions under the drain side of the gate. The regions close to the gate 
reach the equilibrium faster than the regions far from the gate as the trapped electrons far from the gate 
have a higher kinetic energy. Consequently, these electrons require more time to relax and to return to 
the channel in comparison to the trapped electrons in regions close to the gate. This behavior clearly 
shows the importance of the trapped electrons not at the vicinity of the gate which has been ignored in 
some previous works [24]. 
Figures 12(a) and 12(b) show the simulated transient response to a VDS ramped down from VDS=12 V 
to VDS=0.1 V at VGS = 0 V where the recovery time shows a good agreement with the experimental 
work by DasGupa et al (2012) [49]. At VDS=12 V, a number of traps are filled with electrons and the 
net trapped charge is at maximum level in the device (see figure 13). After applying electrical stress, 
the system of trapping and de-trapping finds itself far from equilibrium conditions as the previous 
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filling mechanism has being interrupted. Consequently, filled traps start emitting electrons (see figure 
14). This behavior corresponds to the reduction of trapped charge and modification of charge 
distribution in the device. Consequently, the number of the electrons in the channel is significantly 
increased resulting in increase in the drain current. When the drain voltage is pulsed down, the de-
trapping process becomes dominant as observed in experiment [49]. 
  
Figure 12. (a) Transient response of drain current (expanded plot) due to bulk traps to a VDS ramp-down at VGS=0 V and VDS=12 V to 
VDS=0.1 V using the HD transport model. (b) Transient response of drain current due to bulk traps to a VDS ramp-down at VGS=0 V 
and VDS=12 V to VDS=0.1 V using the HD transport model when current is defined as:                    where       is the 
current at the first recorded instant of de-trapping [49]. 
 
Figure 13. A VDS ramp-down trap net trapped charge density as a function of y-direction at VDS=12 V and VGS=0 V; inset shows the 
schematic of the device showing the locations (♦) where net trapped charge was probed. 
 
Figure 14 represents a normalized trap recombination rate governed by the electron emission rate in 
four different positions under the gate. The regions far from the gate reach equilibrium faster than the 
regions close to the gate. The electrons in the regions far from the gate have a larger kinetic energy 
and will relax to the lowest possible energy state faster than the electrons with a smaller kinetic 
energy.  
Figure 15 shows the current collapse as a function of drain bias. At a large drain bias, the electron 
trapping is intensified resulting in enhanced current collapse. This increase in the current collapse is 
due to higher kinetic energy the electrons have gained from the large applied voltage. The higher 
energy leads to the increase in trapping as a larger number of electrons spreads from the channel to 
barrier and buffer and more traps are occupied. On the other hand, at a low drain bias, the hot electron 
effects are negligible resulting in a smaller current collapse. 
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Figure 14. A VDS pulse-down trap electron emission rate as a function of the y-direction; inset shows the schematic of the device 
showing the locations (♦) where recombination rates were probed. 
 
 
Figure 15. Transient response of drain current (expanded plot) due to bulk traps to a VDS ramp-down at VGS=0 V and VDS=12 V, 6 V 
and 3 V to VDS=0.1 V using the HD transport model. 
 
Using the HD transport model and the gate-lag technique, transient simulations are performed to 
investigate the effect of acceptor-like traps in the bulk on output characteristics of the device. The 
simulations focus on the transition period between the off- and on-states to highlight the transient 
response. When the system of trapping and de-trapping is at equilibrium off-state (VGS=-5 V and 
VDS=12 V) and a single gate-ramp up pulse is applied to the system (a ramp-up pulse from VGS=-5 V to 
VGS=0 V in t=1 ns at VDS=12 V), the current collapse is observed. At VGS=-5 V, regions under the gate 
become depleted from electrons and trapping and de-trapping rates are negligible. When the device is 
switched on by ramping up from VGS=-5 V to VGS=0 V, electrons acquire enough energy to get 
captured by acceptor-like traps in the bulk. Later on, the filled traps start to emit electrons and the 
emission rate begins to increase. The emitted electrons from the acceptor-like traps start to return to 
the channel stabilizing the drain current and reaching a new equilibrium between trapping and de-
trapping mechanisms [see bulk traps in figure 16(a)]. Analogously, the DD transport model and the 
gate-lag technique are used to study the effect of surface traps on output characteristics of the device. 
At VGS=-5 V, the “virtual gate” resulting from the trapped charge at the surface depletes regions under 
the drain side of the gate. When the device is switched on by a ramp-up pulse from VGS=-5 V to VGS=0 
V in t=1 ns at VDS=12 V, in the presence of donor-like traps, the behavior of the device becomes the 
function of the net capture and emission rates of the carriers leading to a slow transition in the output 
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current between the end of electrical stress and steady state, i.e. current collapse occurs [see surface 
traps in figure 16(a)]. 
The recovery in the drain current during the gate-lag measurements (due to de-trapping) is mostly 
explained by donor-like traps at the surface [30], [39]. This effect can be also modeled individually 
assuming either non-uniform acceptor-like trap distribution at the vicinity of the gate [50] or interface 
acceptor-like traps [25]. The current collapse observed in experiments [6], [25] can be then explained 
by averaging between surface and acceptor traps in the device as illustrated in figure 16(a). This 
suggests that the transient behavior due to gate-lag technique observed in the experiments cannot be 
assigned to just one type of traps located at the interface [25]. Moreover, the spike seen in the 
experiments is not due to measurement circuit switching imperfection, but due to the bulk trapping 
[see figure 16(b)]. 
  
Figure 16. Transient response of drain current due to bulk traps (BTs) obtained from HD transport model and surface traps (STs) at 
energy level=0.2 eV to a VGS ramp-up from -5 V to 0 V (a gate lag technique) and VDS=12 V using the DD transport model.  (a) The 
combine current resulting from the bulk and surface traps under the same bias conditions as seen in experiment [6], [25]. (b) The 
extended plot of the combine current to clarify the spike at the beginning of the transition due to the bulk traps (see enlargement in 
the inset). 
 
5. Conclusion 
The surface and the bulk trapping transient simulations affecting performance of AlGaN/GaN HEMTs 
were studied using 2D DD and HD transport models including thermal coupling using Atlas 
simulation toolbox by Silvaco [22]. The both transport models were calibrated against output 
characteristics of the 0.25 μm gate length AlGaN/GaN HEMT. Firstly, the gate-lag technique was 
employed to study a dynamic nature of capture and emission rates of the surface traps. Secondly, the 
drain-lag techniques were used to investigate the behavior of the traps in the barrier and buffer layers 
of the device. Later, the gate-lag technique was also employed to investigate traps in the barrier/buffer 
layers.  
It has been observed that the convergence and simulation run-time become more critical when the HD 
transport model is employed. In addition, a more complex mesh profile is necessary for a faster 
convergence when using the HD transport model. Therefore, the DD model is preferable over the HD 
model if non-local effects such as carrier temperature can be neglected. Finally, the electrical model 
coupled with the thermal model has been found to be essential for investigations of the current 
collapse. 
Using the DD transport model and the gate-lag technique, we have investigated a virtual gate profile at 
the source and drain sides of the gate. We have found that the profile at the source side of gate exhibits 
a transient behavior when Fermi level pins around the donor trap energy at the surface but this has a 
negligible effect on output characteristics of the device. When using the HD model, we observed that 
electron temperature can increase up to about Te=6740 K at VGS=0 V and VDS=12 V. The high electron 
temperature leads to creation of a hot spot with the lattice temperature of TL=592 K at the vicinity of 
the gate spreading toward the drain which can result in the generation of defects by piezoelectric stress 
[12] or generation of dislocations [51]. This can seriously damage device integrity and trigger the 
onset of breakdown [41]. This is due to a large kinetic energy of electrons (E≈0.9 eV for Te=6740 K) 
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in the channel, but depends also on the 2DEG density, i.e., under the same bias conditions, the 2DEG 
with a lower electron density can acquire a larger energy intensifying the current collapse. 
To evaluate the influence of the traps on the drain current, simulations have been performed for 
surface and bulk traps individually using the drain-lag technique. The initial current collapse due to the 
existence of the donor-like traps at the surface results in the increase of the drain current over recovery 
time by 75 %. However, the current dispersion related to bulk effects resulting from the acceptor-like 
traps in the bulk leads to reduction of the drain current by about 5 % over time. Drain-lag simulation 
results for the bulk traps shows a good agreement of recovery times with experimental results [12], 
[49] where the recovery times are t=103 s and t=104 s for high and low drain biases, respectively. 
Our modeling of the gate-lag technique provides a detailed insight into the experimental behavior 
since the effects of surface and bulk traps cannot be decoupled. We have found that while the bulk 
traps are responsible for the initial spike for the current collapse during gate-lag measurement, the later 
current recovery observed in experiment is entirely due to the surface traps. However, the interface 
traps play only a minor role in trapping and de-trapping processes over time. This suggests that a 
surface passivation can be employed to mitigate the current collapse. 
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